

TVS Diode

Transient Voltage Suppressor Diodes

ESD5V3L1B Series

Bi-directional Low Capacitance ESD / Transient Protection Diode

ESD5V3L1B-02LRH
ESD5V3L1B-02LS

Data Sheet

Revision 1.1, 2012-10-15
Final

Edition 2012-10-15

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2012 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History Revision 1, 2011-08-04

Page or Item	Subjects (major changes since previous revision)
Revision 1.1, 2012-10-15	
5	Table 2-1 updated
8/9	Figure 3-3 and Figure 3-4 updated

Trademarks of Infineon Technologies AG

AURIX™, BlueMoon™, C166™, CanPAK™, CIPOS™, CIPURSE™, COMNEON™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OptiMOS™, ORIGA™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SMARTi™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™, X-GOLD™, X-PMU™, XMM™, XPOSYS™.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, μVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2010-10-26

1 Bi-directional Low Capacitance ESD / Transient Protection Diode

1.1 Features

- ESD / transient protection of signal lines in low voltage applications according to:
 - IEC61000-4-2 (ESD): ± 20 kV (air / contact)
 - IEC61000-4-4 (EFT): 40 A (5/50 ns)
- Bi-directional, symmetrical working voltage up to $V_{RWM} = \pm 5.3$ V
- Low capacitance: $C_L = 5$ pF (typical)
- Low clamping voltage, low dynamic resistance down to: $R_{DYN} = 0.23 \Omega$ (typical)
- Pb-free (RoHS compliant) and halogen free package, very small form factor: 0.62 x 0.32 x 0.31 mm³



1.2 Application Examples

- Keypad, touchpad, buttons, convenience keys
- LCD displays, Camera, audio lines, mobile communication, Consumer products (E-Book, MP3, DVD, DSC...)
- Notebooks tablets and desktop computers and their peripherals

1.3 Product Description




Figure 1-1 Pin Configuration and Schematic Diagram

Table 1-1 Ordering Information

Type	Package	Configuration	Marking code
ESD5V3L1B-02LRH	PG-TSLP-2-17	1 line, bi-directional	4
ESD5V3L1B-02LS	PG-TSSLP-2-1	1 line, bi-directional	C

2 Characteristics

Table 2-1 Maximum Ratings at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Values			Unit
		Min.	Typ.	Max.	
ESD contact discharge ¹⁾	V_{ESD}	–	–	20	kV
Peak pulse current ($t_p = 8/20\text{ }\mu\text{s}$) ²⁾	I_{PP}	–	3	2.5	A
Peak pulse power ($t_p = 8/20\text{ }\mu\text{s}$) ²⁾	P_{PP}	–	39	30	W
Operating temperature range	T_{OP}	-40	–	125	$^\circ\text{C}$
Storage temperature	T_{stg}	-65	–	150	$^\circ\text{C}$

1) V_{ESD} according to IEC61000-4-2

2) I_{PP} according IEC61000-4-5

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

2.1 Electrical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 2-1 Definitions of electrical characteristics

Characteristics
Table 2-2 DC Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Reverse working voltage	V_{RWM}	-5.3	–	5.3	V	
Breakdown voltage	V_{BR}	6	–	10	V	$I_{BR} = 1\text{ mA}$
Reverse current	I_R	–	–	100	nA	$V_R = 5.3\text{ V}$

Table 2-3 RF Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Line capacitance	C_L	4	–	7	pF	$V_R = 0\text{ V}, f = 1\text{ MHz}$
Series inductance	L_S	–	0.4	–	nH	PG-TSLP-2-17
		–	0.2	–		PG-TSSLP-2-1

Table 2-4 ESD Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clamping voltage ¹⁾	V_{CL}	–	10.2	–	V	$I_{TLP} = 16\text{ A}$, from Pin 1 to Pin 2
		–	13.2	–		$I_{TLP} = 30\text{ A}$, from Pin 1 to Pin 2
		–	12.1	–		$I_{TLP} = 16\text{ A}$, from Pin 2 to Pin 1
		–	17.2	–		$I_{TLP} = 30\text{ A}$, from Pin 2 to Pin 1
Clamping voltage ²⁾	V_{CL}	–	8.5	–	V	$I_{PP} = 1\text{ A}$, from Pin 1 to Pin 2
		–	9.8	–		$I_{PP} = 2.5\text{ A}$, from Pin 1 to Pin 2
		–	8.5	–		$I_{PP} = 1\text{ A}$, from Pin 2 to Pin 1
		–	10.4	–		$I_{PP} = 2.5\text{ A}$, from Pin 2 to Pin 1
Dynamic resistance ²⁾	R_{DYN}	–	0.22	–	Ω	Pin 1 to Pin 2
		–	0.37	–		Pin 2 to Pin 1

1) Please refer to Application Note AN210 [1]. TLP parameter: $Z_0 = 50\ \Omega$, $t_p = 100\text{ ns}$, $t_r = 300\text{ ps}$, averaging window: $t_1 = 30\text{ ns}$ to $t_2 = 60\text{ ns}$, extraction of dynamic resistance using least squares fit of TLP characteristics between $I_{PP1} = 10\text{ A}$ and $I_{PP2} = 40\text{ A}$.

2) I_{PP} according to IEC61000-4-5 ($t_p = 8/20\ \mu\text{s}$)

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified

3 Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 3-1 Reverse current: $I_R = f(V_R)$




Figure 3-2 Line capacitance: $C_L = f(V_R), f = 1\text{ MHz}$

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 3-3 Clamping voltage (TLP): $I_{TLP} = f(V_{TLP})$ according ANSI/ESD STM5.5.1 - Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: $Z_0 = 50\ \Omega$, $t_p = 100\text{ ns}$, $t_r = 0.6\text{ ns}$, I_{TLP} and V_{TLP} averaging window: $t_1 = \text{ns}$ to $t_2 = 60\text{ ns}$, extraction of dynamic resistance using squares fit to TLP characteristics between $I_{TLP1} = 10\text{ A}$ and $I_{TLP2} = 40\text{ mA}$. Please refer to Application Note AN210[1]

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 3-4 Pulse current (IEC61000-4-5) versus clamping voltage: $I_{PP} = f(V_{CL})$

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 3-5 IEC61000-4-2: $V_{CL} = f(t)$, 8 kV positive pulse from pin 1 to pin 2




Figure 3-6 IEC61000-4-2: $V_{CL} = f(t)$, 8 kV negative pulse from pin 1 to pin 2

Typical Characteristics at $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified




Figure 3-7 IEC61000-4-2: $V_{CL} = f(t)$, 15 kV positive pulse from pin 1 to pin 2




Figure 3-8 IEC61000-4-2: $V_{CL} = f(t)$, 15 kV negative pulse from pin 1 to pin 2

4 Application Information




Figure 4-1 Single line, bi-directional ESD / Transient protection

5 Ordering Information Scheme (Examples)




Figure 5-1 Ordering information scheme

6 Package Information

6.1 PG-TSLP-2-17 (mm) [2]




Figure 6-1 PG-TSLP-2-17: Package overview




Figure 6-2 PG-TSLP-2-17: Footprint




Figure 6-3 PG-TSLP-2-17: Packing




Figure 6-4 PG-TSLP-2-17: Marking (example)

6.2 PG-TSSLP-2-1 (mm) [2]




Figure 6-5 PG-TSSLP-2-1: Package overview




Figure 6-6 PG-TSSLP-2-1: Footprint




Figure 6-7 PG-TSSLP-2-1: Packing




Figure 6-8 PG-TSSLP-2-1: Marking (example)

References

- [1] Infineon AG - **Application Note AN210**: Effective ESD Protection design at System Level Using VF-TLP Characterization Methodology
- [2] Infineon AG - Recommendations for PCB Assembly of Infineon TSLP and TSSLP Packages

www.infineon.com

Published by Infineon Technologies AG