JFET Switching Transistors

N–Channel

Features

• Pb–Free Packages are Available

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	30	Vdc
Drain-Gate Voltage	V _{DG}	30	Vdc
Gate-Source Voltage	V _{GS}	30	Vdc
Forward Gate Current	I _{G(f)}	50	mAdc

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR-5 Board (Note 1) T _A = 25°C Derate above 25°C	P _D	225 1.8	mW mW/°C
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	556	°C/W
Junction and Storage Temperature	T _J , T _{stg}	-55 to +150	°C


Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. FR-5 = $1.0 \times 0.75 \times 0.062$ in.




ON Semiconductor®

http://onsemi.com







ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

DEVICE MARKING INFORMATION

See specific marking information in the device marking section on page 2 of this data sheet.

MMBF4391LT1, MMBF4392LT1, MMBF4393LT1

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

V _(BR) GSS	30		
V _{(BR)GSS}	30		
		-	Vdc
I _{GSS}		1.0 0.20	nAdc μAdc
V _{GS(off)}	-4.0 -2.0 -0.5	-10 -5.0 -3.0	Vdc
I _{D(off)}		1.0 1.0	nAdc μAdc
I _{DSS}	50 25 5.0	150 75 30	mAdc
V _{DS(on)}		0.4 0.4 0.4	Vdc
r _{DS(on)}		30 60 100	Ω
1	1	1	L
C _{iss}	-	14	pF
C _{rss}	-	3.5	pF
	V _{GS(off)} I _{D(off)} I _{DSS} V _{DS(on)} r _{DS(on)}	- - VGS(off) -4.0 -2.0 -0.5 ID(off) - IDSS 50 25 5.0 VDS(on) - - - rDS(on) - - - Ciss -	$\begin{array}{c ccccc} & - & 1.0 \\ & - & 0.20 \\ \hline \\ V_{GS(off)} & -4.0 & -10 \\ & -2.0 & -5.0 \\ & -0.5 & -3.0 \\ \hline \\ I_{D(off)} & - & 1.0 \\ & - & 1.0 \\ \hline \\ I_{DSS} & 50 & 150 \\ 25 & 75 \\ 5.0 & 30 \\ \hline \\ V_{DS(on)} & - & 0.4 \\ & - & 0.4 \\ & - & 0.4 \\ \hline \\ V_{DS(on)} & - & 30 \\ & - & 60 \\ & - & 100 \\ \hline \\ \hline \\ C_{iss} & - & 14 \\ \hline \end{array}$

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
MMBF4391LT1	6J	SOT-23	
MMBF4391LT1G	6J	SOT-23 (Pb-Free)	
MMBF4392LT1	6K	SOT-23	3000 / Tape & Reel
MMBF4393LT1	6G	SOT-23	
MMBF4393LT1G	6G	SOT-23 (Pb-Free)	

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MMBF4391LT1, MMBF4392LT1, MMBF4393LT1

TYPICAL CHARACTERISTICS




Figure 1. Turn-On Delay Time

t_{d(off)} , TURN-OFF DELAY TIME (ns)

100




Figure 2. Rise Time




Figure 4. Fall Time

50




Figure 5. Switching Time Test Circuit




Figure 6. Typical Forward Transfer Admittance




Figure 8. Effect of Gate–Source Voltage on Drain–Source Resistance

NOTE 1

The switching characteristics shown above were measured using a test circuit similar to Figure 5. At the beginning of the switching interval, the gate voltage is at Gate Supply Voltage ($-V_{GG}$). The Drain–Source Voltage (V_{DS}) is slightly lower than Drain Supply Voltage (V_{DD}) due to the voltage divider. Thus Reverse Transfer Capacitance (C_{rss}) of Gate–Drain Capacitance (C_{gd}) is charged to $V_{GG} + V_{DS}$.

During the turn–on interval, Gate–Source Capacitance (C_{gs}) discharges through the series combination of R_{Gen} and R_K . C_{gd} must discharge to $V_{DS(on)}$ through R_G and R_K in series with the parallel combination of effective load impedance (R'_D) and Drain–Source Resistance (r_{DS}). During the turn–off, this charge flow is reversed.

Predicting turn–on time is somewhat difficult as the channel resistance r_{DS} is a function of the gate–source voltage. While C_{gs} discharges, V_{GS} approaches zero and r_{DS} decreases. Since C_{gd} discharges through r_{DS} , turn–on time is non–linear. During turn–off, the situation is reversed with r_{DS} increasing as C_{gd} charges.

The above switching curves show two impedance conditions; 1) R_K is equal to $R_{D'}$ which simulates the switching behavior of cascaded stages where the driving source impedance is normally the load impedance of the previous stage, and 2) $R_K = 0$ (low impedance) the driving source impedance is that of the generator.






Figure 7. Typical Capacitance







Resistance and Gate–Source Voltage

NOTE 2

The Zero–Gate–Voltage Drain Current (I_{DSS}) is the principle determinant of other J–FET characteristics. Figure 10 shows the relationship of Gate–Source Off Voltage (V_{GS(off)}) and Drain–Source On Resistance ($r_{DS(on)}$) to I_{DSS}. Most of the devices will be within ±10% of the values shown in Figure 10. This data will be useful in predicting the characteristic variations for a given part number.

For example:

Unknown


r_{DS(on)} and V_{GS} range for an MMBF4392

The electrical characteristics table indicates that an MMBF4392 has an I_{DSS} range of 25 to 75 mA. Figure 10 shows $r_{DS(on)} = 52$ Ohms for $I_{DSS} = 25$ mA and 30 Ohms for $I_{DSS} = 75$ mA. The corresponding V_{GS} values are 2.2 V and 4.8 V.

MMBF4391LT1, MMBF4392LT1, MMBF4393LT1

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 ISSUE AJ



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS, MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAI


^{4. 318–03} AND –07 OBSOLETE, NEW STANDARD 318–08.

	INCHES		MILLIN	METERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.1102	0.1197	2.80	3.04	
В	0.0472	0.0551	1.20	1.40	
С	0.0350	0.0440	0.89	1.11	
D	0.0150	0.0200	0.37	0.50	
G	0.0701	0.0807	1.78	2.04	
н	0.0005	0.0040	0.013	0.100	
J	0.0034	0.0070	0.085	0.177	
К	0.0140	0.0285	0.35	0.69	
L	0.0350	0.0401	0.89	1.02	
S	0.0830	0.1039	2.10	2.64	
٧	0.0177	0.0236	0.45	0.60	

YLE 10: PIN 1. DRAIN

CSOURCE
GATE

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal and science particular manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for sciencing in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.