# **Small Signal MOSFET**

# 20 V, 540 mA, Dual N-Channel

## **Features**

- Low R<sub>DS(on)</sub> Improving System Efficiency
- Low Threshold Voltage
- Small Footprint 1.6 x 1.6 mm
- ESD Protected Gate
- These are Pb-Free Devices

## **Applications**

- Load/Power Switches
- Power Supply Converter Circuits
- Battery Management
- Cell Phones, Digital Cameras, PDAs, Pagers, etc.

## **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise noted.)

· -						
Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V <sub>DSS</sub>	20	V	
Gate-to-Source Voltage			$V_{GS}$	±6.0	V	
Continuous Drain Current	Steady	$T_A = 25^{\circ}C$		540	mA	
(Note 1)	State	T <sub>A</sub> = 85°C	ID	390		
Power Dissipation (Note 1)	Stea	dy State	P <sub>D</sub>	250	mW	
Continuous Drain Current	t ≤ 5 s	$T_A = 25^{\circ}C$	I_	570	mA	
(Note 1)	1 ≥ 5 5	$T_A = 85^{\circ}C$	I <sub>D</sub>	410		
Power Dissipation (Note 1)	t:	≤ 5 s	P <sub>D</sub>	280	mW	
Pulsed Drain Current	t <sub>p</sub> =	: 10 μs	I <sub>DM</sub>	1.5	Α	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	ŷ	
Source Current (Body Diode)			I <sub>S</sub>	350	mA	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

## THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{ heta JA}$	500	°C/W
$Junction-to-Ambient - t \le 5 s \text{ (Note 1)}$		447	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface mounted on FR4 board using 1 in sq pad size (Cu. area = 1.127 in sq [1 oz] including traces).



## ON Semiconductor®

## http://onsemi.com

V <sub>(BR)DSS</sub>	V <sub>(BR)DSS</sub> R <sub>DS(on)</sub> Typ	
	400 mΩ @ 4.5 V	
20	500 mΩ @ 2.5 V	540 mA
	700 mΩ @ 1.8 V	





## SOT-563-6 CASE 463A

## MARKING DIAGRAM




TV = Specific Device Code

M = Date Code= Pb-Free Package

(Note: Microdot may be in either location)

#### PINOUT: SOT-563



#### ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted.)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		20	_	-	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	-		-	14	-	mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V	T <sub>J</sub> = 25°C	-	-	1.0	μΑ
		V <sub>DS</sub> = 16 V	T <sub>J</sub> = 125°C	-	-	5.0	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4$	4.5 V	-	-	±5.0	μΑ
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D} = 250$	) μΑ	0.45	_	1.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	-		-	2.0	-	mV/°C
Drain-to-Source On Resistance		$V_{GS} = 4.5 \text{ V}, I_D = 540$	) mA	-	0.4	0.55	Ω
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 500	) mA	-	0.5	0.7	
		V <sub>GS</sub> = 1.8 V, I <sub>D</sub> = 350 mA			0.7	0.9	
Forward Transconductance	9FS	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 540 mA		-	1.0	-	S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>			-	80	150	pF
Output Capacitance	C <sub>OSS</sub>	$V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}, V_{DS} = 16 \text{ V}$		_	13	25	
Reverse Transfer Capacitance	C <sub>RSS</sub>			_	10	20	
Total Gate Charge	Q <sub>G(TOT)</sub>			-	1.5	2.5	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>			_	0.1	-	1
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V}; I_D = 540 \text{ mA}$		_	0.2	-	
Gate-to-Drain Charge	$Q_{GD}$			_	0.35	-	
SWITCHING CHARACTERISTICS, V <sub>GS</sub> = V	Note 4)						
Turn-On Delay Time	t <sub>d(ON)</sub>			-	6.0	-	ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DD</sub> = 10 V, I <sub>D</sub>	s = 540 mA.	_	4.0	_	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$R_G = 10 \Omega$			16	_	
Fall Time	t <sub>f</sub>				8.0	-	
DRAIN-SOURCE DIODE CHARACTERISTIC	cs						
Forward Diode Voltage		V <sub>GS</sub> = 0 V	T <sub>J</sub> = 25°C	_	0.7	1.2	V
	$V_{SD}$	$V_{GS} = 0 \text{ V},$ $I_S = 350 \text{ mA}$	T <sub>J</sub> = 125°C	-	0.6	-	
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V}, d_{ISD}/d_t = 100 \text{ A/}\mu\text{s}, I_S = 350 \text{ mA}$			6.5	_	ns

Surface-mounted on FR4 board using 1 in. sq. pad size (Cu. area = 1.127 in sq [1 oz] including traces).
 Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

## TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)






Figure 3. On–Resistance versus Gate–to–Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

## TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)






GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge






Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current


#### **ORDERING INFORMATION**

Device	Package	Shipping
NTZD3154NT1G	SOT-563 (Pb-Free)	4000 / Tape & Reel
NTZD3154NT5G	SOT-563 (Pb-Free)	8000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS


## SOT-563, 6 LEAD CASE 463A-01 **ISSUE F**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETERS
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.50	0.55	0.60	0.020	0.021	0.023	
b	0.17	0.22	0.27	0.007	0.009	0.011	
С	0.08	0.12	0.18	0.003	0.005	0.007	
D	1.50	1.60	1.70	0.059	0.062	0.066	
E	1.10	1.20	1.30	0.043	0.047	0.051	
е	0.5 BSC			(	0.02 BS0		
L	0.10	0.20	0.30	0.004	0.008	0.012	
HE	1.50	1.60	1.70	0.059	0.062	0.066	

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and ware registered traderlanks of semiconduction. Components industries, EC (SCILLC) solicit eservices the right to finate changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specificalized so vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative