Power MOSFET 23 Amps, 25 Volts N-Channel DPAK

Features

- Planar HD3e Process for Fast Switching Performance
- Low R_{DS(on)} to Minimize Conduction Loss
- Low C_{iss} to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters

MAXIMUM RATINGS (T_J = 25° C unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	25	Vdc
Gate-to-Source Voltage - Continuous	V _{GS}	±20	Vdc
Thermal Resistance - Junction-to-Case Total Power Dissipation @ T _A = 25°C Drain Current	$R_{ extsf{ heta}JC}$ P_D	5.6 22.3	°C/W W
- Continuous @ $T_A = 25^{\circ}C$, Chip - Continuous @ $T_A = 25^{\circ}C$, Limited by Package - Single Pulse	I _D I _D I _{DM}	23 17.1 40	A A A
Thermal Resistance - Junction-to-Ambient (Note 1)	R_{\thetaJA}	76	°C/W
Total Power Dissipation @ $T_A = 25^{\circ}C$ Drain Current - Continuous @ $T_A = 25^{\circ}C$	P _D I _D	1.64 4.5	W A
Thermal Resistance - Junction-to-Ambient (Note 2)	R_{\thetaJA}	110	°C/W
Total Power Dissipation @ $T_A = 25^{\circ}C$ Drain Current - Continuous @ $T_A = 25^{\circ}C$	P _D I _D	1.14 3.8	W A
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

1. When surface mounted to an FR4 board using 0.5 sq in pad size.


2. When surface mounted to an FR4 board using minimum recommended pad size.



ON Semiconductor®

http://onsemi.com

23 AMPERES, 25 VOLTS $R_{DS(on)} = 32 \text{ m}\Omega$ (Typ)



ORDERING INFORMATION

Device	Package	Shipping
NTD23N03R	DPAK	75 Units/Rail
NTD23N03R-1	DPAK Straight Lead	75 Units/Rail
NTD23N03RT4	DPAK	2500 Tape & Reel

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Characteristics			Min	Тур	Max	Unit
OFF CHARACTERISTICS			-		-	
Drain-to-Source Breakdown Voltage (Note 3) (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		V(br) _{DSS}	25 -	28 -	-	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 (V_{DS} = 20 \text{ Vdc}, V_{GS} = 0)$	ro Gate Voltage Drain Current ($V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C}$)		-	-	1.0 10	μAdc
Gate-Body Leakage Current (V_{GS} = ± 20 Vdc, V _{DS} =	0 Vdc)	I _{GSS}	-	-	±100	nAdc
ON CHARACTERISTICS (Note 3)			-			
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \ \mu M$ Threshold Temperature Coefficien	Adc) t (Negative)	V _{GS(th)}	1.0 -	1.8 -	2.0	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 3) $(V_{GS} = 4.5 \text{ Vdc}, I_D = 6 \text{ Adc})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 6 \text{ Adc})$		R _{DS(on)}	-	50.3 32.3	60 45	mΩ
Forward Transconductance (Note 3) (V _{DS} = 10 Vdc, I _D = 6 Adc)			-	13	-	Mhos
DYNAMIC CHARACTERISTICS			-			
Input Capacitance		C _{iss}	-	225	-	pF
Output Capacitance	$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz})$	C _{oss}	-	108	-	
Transfer Capacitance		C _{rss}	-	48	-	
SWITCHING CHARACTERISTIC	S (Note 4)					
Turn-On Delay Time		t _{d(on)}	-	2.0	-	ns
Rise Time	(V _{GS} = 10 Vdc, V _{DD} = 10 Vdc,	t _r	-	14.9	-	
Turn-Off Delay Time	$I_D = 6 \text{ Adc}, R_G = 3 \Omega$	t _{d(off)}	-	9.9	-	
Fall Time		t _f	-	2.0	-	
Gate Charge	(V _{GS} = 4.5 Vdc, I _D = 6 Adc, V _{DS} = 10 Vdc) (Note 3)	QT	-	3.76	-	nC
		Q ₁	-	1.7	-	_
		Q ₂	-	1.6	-	
SOURCE-DRAIN DIODE CHARA	CTERISTICS					
Forward On-Voltage	$(I_S = 6 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ (Note 3) $(I_S = 6 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}	-	0.87 0.74	1.2 -	Vdc
Reverse Recovery Time		t _{rr}	-	8.7	-	ns
	$(I_S = 6 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	-	5.2	-	
	dl _S /dt = 100 A/µs) (Note 3)	t _b	-	3.5	-	

Reverse Recovery Stored Charge

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.


tb Q_{RR}


μC

0.003

-

-






V_{DS}, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 11. Maximum Rated Forward Biased Safe Operating Area

1

10

100


0.1



RECOMMENDED FOOTPRINTS FOR SURFACE MOUNTED APPLICATIONS


Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE) CASE 369C **ISSUE O**




	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
κ	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
۷	0.035	0.050	0.89	1.27
z	0.155		3.93	


NOTES: 1. DIMENSIONING AND TOLERANCING

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

DPAK (SINGLE GAUGE) CASE 369D **ISSUE O**







NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANGLV14 FM 1092

2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
κ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Ζ	0.155		3.93	



<u>Notes</u>

ON Semiconductor and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death wits such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.