

NSBC114EPDXV6T1, NSBC114EPDXV6T5

Preferred Devices

Dual Bias Resistor Transistors

NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the NSBC114EPDXV6T1 series, two complementary BRT devices are housed in the SOT-563 package which is ideal for low power surface mount applications where board space is at a premium.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Available in 8 mm, 7 inch Tape and Reel
- Lead Free Solder Plating

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted, common for Q_1 and Q_2 , - minus sign for Q_1 (PNP) omitted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V_{CBO}	50	Vdc
Collector-Emitter Voltage	V_{CEO}	50	Vdc
Collector Current	I_C	100	mAdc

THERMAL CHARACTERISTICS


Characteristic (One Junction Heated)	Symbol	Max	Unit
Total Device Dissipation $T_A = 25^\circ\text{C}$	P_D	357 (Note 1) 2.9	mW mW/ $^\circ\text{C}$
Derate above 25°C		(Note 1)	
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	350 (Note 1)	$^\circ\text{C/W}$
Characteristic (Both Junctions Heated)	Symbol	Max	Unit
Total Device Dissipation $T_A = 25^\circ\text{C}$	P_D	500 (Note 1) 4.0	mW mW/ $^\circ\text{C}$
Derate above 25°C		(Note 1)	
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	250 (Note 1)	$^\circ\text{C/W}$
Junction and Storage Temperature	T_J, T_{stg}	- 55 to +150	$^\circ\text{C}$

1. FR-4 @ Minimum Pad



ON Semiconductor®

<http://onsemi.com>



SOT-563
CASE 463A
PLASTIC

MARKING DIAGRAM



xx = Specific Device Code
(see table on page 2)
D = Date Code

ORDERING INFORMATION

Device	Package	Shipping
NSBC114EPDXV6T1	SOT-563	4 mm pitch 4000/Tape & Reel
NSBC114EPDXV6T5	SOT-563	2 mm pitch 8000/Tape & Reel

DEVICE MARKING INFORMATION

See specific marking information in the device marking table on page 2 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

NSBC114EPDXV6T1, NSBC114EPDXV6T5

DEVICE MARKING AND RESISTOR VALUES

Device	Package	Marking	R1 (kΩ)	R2 (kΩ)
NSBC114EPDXV6T1	SOT-563	11	10	10
NSBC124EPDXV6T1	SOT-563	12	22	22
NSBC144EPDXV6T1	SOT-563	13	47	47
NSBC114YPDXV6T1	SOT-563	14	10	47
NSBC114TPDXV6T1 (Note 2, 4)	SOT-563	15	10	∞
NSBC143TPDXV6T1 (Note 2, 4)	SOT-563	16	4.7	∞
NSBC113EPDXV6T1 (Note 2, 4)	SOT-563	30	1.0	1.0
NSBC123EPDXV6T1 (Note 2, 4)	SOT-563	31	2.2	2.2
NSBC143EPDXV6T1 (Note 2, 4)	SOT-563	32	4.7	4.7
NSBC143ZPDXV6T1 (Note 2, 4)	SOT-563	33	4.7	47
NSBC124XPDXV6T1 (Note 2, 4)	SOT-563	34	22	47
NSBC123JPDXV6T1 (Note 2)	SOT-563	35	2.2	47

ELECTRICAL CHARACTERISTICS

(TA = 25°C unless otherwise noted, common for Q1 and Q2, - minus sign for Q1 (PNP) omitted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V _{CB} = 50 V, I _E = 0)	I _{CBO}	-	-	100	nAdc
Collector-Emitter Cutoff Current (V _{CE} = 50 V, I _B = 0)	I _{CEO}	-	-	500	nAdc
Emitter-Base Cutoff Current (V _{EB} = 6.0 V, I _C = 0)	I _{EBO}	-	-	0.5	mAdc
NSBC114EPDXV6T1		-	-	0.2	
NSBC124EPDXV6T1		-	-	0.1	
NSBC144EPDXV6T1		-	-	0.2	
NSBC114YPDXV6T1		-	-	0.9	
NSBC114TPDXV6T1		-	-	1.9	
NSBC143TPDXV6T1		-	-	4.3	
NSBC113EPDXV6T1		-	-	2.3	
NSBC123EPDXV6T1		-	-	1.5	
NSBC143EPDXV6T1		-	-	0.18	
NSBC143ZPDXV6T1		-	-	0.13	
NSBC124XPDXV6T1		-	-	0.2	
NSBC123JPDXV6T1		-	-		
Collector-Base Breakdown Voltage (I _C = 10 μA, I _E = 0)	V _{(BR)CBO}	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 3) (I _C = 2.0 mA, I _B = 0)	V _{(BR)CEO}	50	-	-	Vdc

ON CHARACTERISTICS (Note 3)

DC Current Gain (V _{CE} = 10 V, I _C = 5.0 mA)	NSBC114EPDXV6T1 NSBC124EPDXV6T1 NSBC144EPDXV6T1 NSBC114YPDXV6T1 NSBC114TPDXV6T1 NSBC143TPDXV6T1 NSBC113EPDXV6T1 NSBC123EPDXV6T1 NSBC143EPDXV6T1 NSBC143ZPDXV6T1 NSBC124XPDXV6T1 NSBC123JPDXV6T1	h _{FE}	35 60 80 80 160 160 3.0 8.0 15 80 80	60 100 140 140 350 350 5.0 15 30 200 150 140	- - - - - - - - - - - -	
Collector-Emitter Saturation Voltage (I _C = 10 mA, I _B = 0.3 mA) (I _C = 10 mA, I _B = 5 mA) (I _C = 10 mA, I _B = 1 mA)	NSBC113EPDXV6T1/NSBC123EPDXV6T1 NSBC114TPDXV6T1/NSBC143TPDXV6T1 NSBC143EPDXV6T1/NSBC143ZPDXV6T1/NSBC124XPDXV6T1	V _{CE(sat)}	-	-	0.25	Vdc

2. New resistor combinations. Updated curves to follow in subsequent data sheets.

3. Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%

4. Available upon request.

NSBC114EPDXV6T1, NSBC114EPDXV6T5

ELECTRICAL CHARACTERISTICS

($T_A = 25^\circ\text{C}$ unless otherwise noted, common for Q_1 and Q_2 , - minus sign for Q_1 (PNP) omitted)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS (Note 3)					
Output Voltage (on) ($V_{CC} = 5.0 \text{ V}$, $V_B = 2.5 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$) ($V_{CC} = 5.0 \text{ V}$, $V_B = 3.5 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$)	V_{OL}	-	-	0.2	Vdc
NSBC114EPDXV6T1 NSBC124EPDXV6T1 NSBC114YPDXV6T1 NSBC114TPDXV6T1 NSBC143TPDXV6T1 NSBC113EPDXV6T1 NSBC123EPDXV6T1 NSBC143EPDXV6T1 NSBC143ZPDGX6T1 NSBC124XPDXV6T1 NSBC123JPDXV6T1 NSBC144EPDXV6T1				0.2	
Output Voltage (off) ($V_{CC} = 5.0 \text{ V}$, $V_B = 0.5 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$) ($V_{CC} = 5.0 \text{ V}$, $V_B = 0.050 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$) ($V_{CC} = 5.0 \text{ V}$, $V_B = 0.25 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$)	V_{OH}	4.9	-	-	Vdc
NSBC113EPDXV6T1 NSBC114TPDXV6T1 NSBC143TPDXV6T1 NSBC143ZPDGX6T1					
Input Resistor	$R1$	7.0 15.4 32.9 7.0 7.0 3.3 0.7 1.5 3.3 3.3 15.4 1.54	10 22 47 10 10 4.7 1.0 2.2 4.7 4.7 22 2.2	13 28.6 61.1 13 13 6.1 1.3 2.9 6.1 6.1 28.6 2.86	$\text{k } \Omega$
Resistor Ratio NSBC114EPDXV6T1/NSBC124EPDXV6T1/NSBC144EPDXV6T1 NSBC114YPDXV6T1 NSBC114TPDXV6T1/NSBC143TPDXV6T1 NSBC113EPDXV6T1/NSBC123EPDXV6T1/NSBC143EPDXV6T1 NSBC143ZPDGX6T1 NSBC124XPDXV6T1 NSBC123JPDXV6T1	$R1/R2$	0.8 0.17 - 0.8 0.055 0.38 0.038	1.0 0.21 - 1.0 0.1 0.47 0.047	1.2 0.25 - 1.2 0.185 0.56 0.056	

2. New resistor combinations. Updated curves to follow in subsequent data sheets.
3. Pulse Test: Pulse Width < 300 μs , Duty Cycle < 2.0%
4. Available upon request.

NSBC114EPDXV6T1, NSBC114EPDXV6T5




Figure 1. Derating Curve

NSBC114EPDXV6T1, NSBC114EPDXV6T5

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC114EPDXV6T1 NPN TRANSISTOR




Figure 2. $V_{CE(sat)}$ versus I_C




Figure 3. DC Current Gain




Figure 4. Output Capacitance




Figure 5. Output Current versus Input Voltage




Figure 6. Input Voltage versus Output Current

NSBC114EPDXV6T1, NSBC114EPDXV6T5

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC114EPDXV6T1 PNP TRANSISTOR




Figure 7. $V_{CE(sat)}$ versus I_C




Figure 8. DC Current Gain




Figure 9. Output Capacitance




Figure 10. Output Current versus Input Voltage




Figure 11. Input Voltage versus Output Current

NSBC114EPDXV6T1, NSBC114EPDXV6T5

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC124EPDXV6T1 NPN TRANSISTOR




Figure 12. $V_{CE(sat)}$ versus I_C




Figure 13. DC Current Gain




Figure 14. Output Capacitance




Figure 15. Output Current versus Input Voltage




Figure 16. Input Voltage versus Output Current

NSBC114EPDXV6T1, NSBC114EPDXV6T5

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC124EPDXV6T1 PNP TRANSISTOR




Figure 17. $V_{CE(sat)}$ versus I_C




Figure 18. DC Current Gain




Figure 19. Output Capacitance




Figure 20. Output Current versus Input Voltage




Figure 21. Input Voltage versus Output Current

NSBC114EPDXV6T1, NSBC114EPDXV6T5

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC114EPDXV6T1 NPN TRANSISTOR




Figure 22. $V_{CE(sat)}$ versus I_C




Figure 23. DC Current Gain




Figure 24. Output Capacitance




Figure 25. Output Current versus Input Voltage









Figure 26. Input Voltage versus Output Current






NSBC114EPDXV6T1, NSBC114EPDXV6T5

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC114EPDXV6T1 PNP TRANSISTOR



NSBC114EPDXV6T1, NSBC114EPDXV6T5

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC114YPDXV6T1 NPN TRANSISTOR



NSBC114EPDXV6T1, NSBC114EPDXV6T5

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC114YPDXV6T1 PNP TRANSISTOR




Figure 37. $V_{CE(sat)}$ versus I_C




Figure 38. DC Current Gain




Figure 39. Output Capacitance




Figure 40. Output Current versus Input Voltage




Figure 41. Input Voltage versus Output Current

NSBC114EPDXV6T1, NSBC114EPDXV6T5

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC114TPDXV6T1




Figure 42. DC Current Gain - PNP




Figure 43. DC Current Gain - NPN

TYPICAL ELECTRICAL CHARACTERISTICS - NSBC143TPDXV6T1




Figure 44. DC Current Gain - PNP





Figure 45. DC Current Gain - NPN

INFORMATION FOR USING THE SOT-563 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-563

SOT-563 POWER DISSIPATION

The power dissipation of the SOT-563 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SOT-563 package, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 150 milliwatts.

$$P_D = \frac{150^\circ\text{C} - 25^\circ\text{C}}{833^\circ\text{C/W}} = 150 \text{ milliwatts}$$

The 833°C/W for the SOT-563 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 150 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-563 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad®. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.


- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

NSBC114EPDXV6T1, NSBC114EPDXV6T5

PACKAGE DIMENSIONS

SOT-563, 6 LEAD CASE 463A-01 ISSUE O



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.50	1.70	0.059	0.067
B	1.10	1.30	0.043	0.051
C	0.50	0.60	0.020	0.024
D	0.17	0.27	0.007	0.011
G	0.50	BSC	0.020	BSC
J	0.08	0.18	0.003	0.007
K	0.10	0.30	0.004	0.012
S	1.50	1.70	0.059	0.067

STYLE 1:

- PIN 1. Emitter 1
2. Base 1
3. Collector 2
4. Emitter 2
5. Base 2
6. Collector 1

STYLE 2:

- PIN 1. Emitter 1
2. Emitter 2
3. Base 2
4. Collector 2
5. Base 1
6. Collector 1

STYLE 3:

- PIN 1. Cathode 1
2. Cathode 1
3. Anode/Anode 2
4. Cathode 2
5. Cathode 2
6. Collector 1

STYLE 4:

- PIN 1. Collector
2. Collector
3. Base
4. Emitter
5. Collector
6. Collector

NSBC114EPDXV6T1, NSBC114EPDXV6T5

Thermal Clad is a trademark of the Bergquist Company.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamiimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>
For additional information, please contact your local
Sales Representative.