

HD74LV2G74A

Single D-type Flip Flops with Preset and Clear

REJ03D0097-0500
 (Previous: ADE-205-346D)
 Rev.5.00
 Apr 07, 2006

Description


The HD74LV2G74A has independent data, preset, clear, and clock inputs Q and \bar{Q} outputs in an 8 pin package. The input data is transferred to the output at the rising edge of clock pulse CLK. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life.

Features

- The basic gate function is lined up as Renesas uni logic series.
- Supplied on emboss taping for high-speed automatic mounting.
- Electrical characteristics equivalent to the HD74LV74A
 Supply voltage range : 1.65 to 5.5 V
 Operating temperature range : -40 to +85°C
- All inputs V_{IH} (Max.) = 5.5 V (@ V_{CC} = 0 V to 5.5 V)
 All outputs V_O (Max.) = 5.5 V (@ V_{CC} = 0 V)
- Output current ± 6 mA (@ V_{CC} = 3.0 V to 3.6 V), ± 12 mA (@ V_{CC} = 4.5 V to 5.5 V)
- All the logical input has hysteresis voltage for the slow transition.
- Ordering Information

Part Name	Package Type	Package Code (Previous code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LV2G74AUSE	SSOP-8 pin	PVSP0008KA-A (TTP-8DBV)	US	E (3,000 pcs / Reel)

Outline and Article Indication



Function Table

Inputs				Outputs	
$\overline{\text{PRE}}$	$\overline{\text{CLR}}$	CLK	D	Q	$\overline{\text{Q}}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H ^{*1}	H ^{*1}
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	↓	X	Q ₀	$\overline{\text{Q}}_0$

H : High level

L : Low level

X : Immaterial


↑ : Low to high transition

↓ : High to low transition

Q₀ : The level of Q immediately before the input conditions shown in the above table are determined.

Note : 1. Q and $\overline{\text{Q}}$ will remain high as long as preset and clear are low, but Q and $\overline{\text{Q}}$ are unpredictable, if preset and clear go high simultaneously.

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Test Conditions
Supply voltage range	V_{CC}	-0.5 to 7.0	V	
Input voltage range ^{*1}	V_I	-0.5 to 7.0	V	
Output voltage range ^{*1, 2}	V_O	-0.5 to $V_{CC} + 0.5$	V	Output : H or L
		-0.5 to 7.0		V_{CC} : OFF
Input clamp current	I_{IK}	-20	mA	$V_I < 0$
Output clamp current	I_{OK}	± 50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	I_O	± 25	mA	$V_O = 0$ to V_{CC}
Continuous current through V_{CC} or GND	I_{CC} or I_{GND}	± 50	mA	
Maximum power dissipation at $T_a = 25^\circ\text{C}$ (in still air) ^{*3}	P_T	200	mW	
Storage temperature	T_{stg}	-65 to 150	$^\circ\text{C}$	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two of which may be realized at the same time.


1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150 $^\circ\text{C}$.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V_{CC}	1.65	5.5	V	
Input voltage range	V_I	0	5.5	V	
Output voltage range	V_O	0	V_{CC}	V	
Output current	I_{OL}	—	1	mA	$V_{CC} = 1.65$ to 1.95 V
		—	2		$V_{CC} = 2.3$ to 2.7 V
		—	6		$V_{CC} = 3.0$ to 3.6 V
		—	12		$V_{CC} = 4.5$ to 5.5 V
	I_{OH}	—	-1		$V_{CC} = 1.65$ to 1.95 V
		—	-2		$V_{CC} = 2.3$ to 2.7 V
		—	-6		$V_{CC} = 3.0$ to 3.6 V
		—	-12		$V_{CC} = 4.5$ to 5.5 V
Input transition rise or fall rate	$\Delta t / \Delta v$	0	300	ns / V	$V_{CC} = 1.65$ to 1.95 V
		0	200		$V_{CC} = 2.3$ to 2.7 V
		0	100		$V_{CC} = 3.0$ to 3.6 V
		0	20		$V_{CC} = 4.5$ to 5.5 V
Operating free-air temperature	T_a	-40	85	$^\circ\text{C}$	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



Electrical Characteristics

Ta = -40 to 85°C

Item	Symbol	V _{CC} (V) *	Min	Typ	Max	Unit	Test condition
Input voltage	V _{IH}	1.65 to 1.95	V _{CC} ×0.75	—	—	V	
		2.3 to 2.7	V _{CC} ×0.7	—	—		
		3.0 to 3.6	V _{CC} ×0.7	—	—		
		4.5 to 5.5	V _{CC} ×0.7	—	—		
	V _{IL}	1.65 to 1.95	—	—	V _{CC} ×0.25		
		2.3 to 2.7	—	—	V _{CC} ×0.3		
		3.0 to 3.6	—	—	V _{CC} ×0.3		
		4.5 to 5.5	—	—	V _{CC} ×0.3		
Hysteresis voltage	V _H	1.8	—	0.25	—	V	V _{I+} - V _{I-}
		2.5	—	0.30	—		
		3.3	—	0.35	—		
		5.0	—	0.45	—		
Output voltage	V _{OH}	Min to Max	V _{CC} -0.1	—	—	V	I _{OH} = -50 μA
		1.65	1.4	—	—		I _{OH} = -1 mA
		2.3	2.0	—	—		I _{OH} = -2 mA
		3.0	2.48	—	—		I _{OH} = -6 mA
		4.5	3.8	—	—		I _{OH} = -12 mA
	V _{OL}	Min to Max	—	—	0.1		I _{OL} = 50 μA
		1.65	—	—	0.3		I _{OL} = 1 mA
		2.3	—	—	0.4		I _{OL} = 2 mA
		3.0	—	—	0.44		I _{OL} = 6 mA
		4.5	—	—	0.55		I _{OL} = 12 mA
Input current	I _{IN}	0 to 5.5	—	—	±1	μA	V _{IN} = 5.5 V or GND
Quiescent supply current	I _{CC}	5.5	—	—	10	μA	V _{IN} = V _{CC} or GND, I _O = 0
Output leakage current	I _{OFF}	0	—	—	5	μA	V _{IN} or V _O = 0 to 5.5 V
Input capacitance	C _{IN}	3.3	—	2.5	—	pF	V _{IN} = V _{CC} or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

V_{CC} = 1.8 ± 0.15 V

Item	Symbol	T _a = 25°C			T _a = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Typ	Max	Min	Max				
Maximum clock frequency	f _{max}	30	60	—	20	—	MHz	C _L = 15 pF		
		20	40	—	15	—		C _L = 50 pF		
Propagation delay time	t _{PLH}	—	16.3	27.0	1.0	29.0	ns	C _L = 15 pF	PRE/CLR	Q or Q̄
	t _{PHL}	—	17.9	29.0	1.0	32.0			CLK	
			—	21.6	34.0	1.0	36.5	C _L = 50 pF	PRE/CLR	Q or Q̄
									CLK	
Setup time	t _{su}	13.0	—	—	14.0	—	ns		D	
		9.0	—	—	9.0	—			PRE or CLR inactive	
Hold time	t _h	0.5	—	—	0.5	—	ns			
Pulse width	t _w	12.0	—	—	13.0	—	ns		PRE or CLR "L"	
		12.0	—	—	13.0	—			CLK "H" or "L"	

V_{CC} = 2.5 ± 0.2 V

Item	Symbol	T _a = 25°C			T _a = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Typ	Max	Min	Max				
Maximum clock frequency	f _{max}	50	100	—	40	—	MHz	C _L = 15 pF		
		30	70	—	25	—		C _L = 50 pF		
Propagation delay time	t _{PLH}	—	9.8	14.8	1.0	17.0	ns	C _L = 15 pF	PRE/CLR	Q or Q̄
	t _{PHL}	—	11.1	16.4	1.0	19.0			CLK	
			—	13.0	17.4	1.0	20.0	C _L = 50 pF	PRE/CLR	Q or Q̄
									CLK	
Setup time	t _{su}	8.0	—	—	9.0	—	ns		D	
		7.0	—	—	7.0	—			PRE or CLR inactive	
Hold time	t _h	0.5	—	—	0.5	—	ns			
Pulse width	t _w	8.0	—	—	9.0	—	ns		PRE or CLR "L"	
		8.0	—	—	9.0	—			CLK "H" or "L"	

V_{CC} = 3.3 ± 0.3 V


Item	Symbol	T _a = 25°C			T _a = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Typ	Max	Min	Max				
Maximum clock frequency	f _{max}	80	140	—	70	—	MHz	C _L = 15 pF		
		50	90	—	45	—		C _L = 50 pF		
Propagation delay time	t _{PLH}	—	6.9	12.3	1.0	14.5	ns	C _L = 15 pF	PRE/CLR	Q or Q̄
	t _{PHL}	—	7.9	11.9	1.0	14.0			CLK	
			—	9.2	15.8	1.0	18.0	C _L = 50 pF	PRE/CLR	Q or Q̄
									CLK	
Setup time	t _{su}	6.0	—	—	7.0	—	ns		D	
		5.0	—	—	5.0	—			PRE or CLR inactive	
Hold time	t _h	0.5	—	—	0.5	—	ns			
Pulse width	t _w	6.0	—	—	7.0	—	ns		PRE or CLR "L"	
		6.0	—	—	7.0	—			CLK "H" or "L"	

Item	Symbol	T _a = 25°C			T _a = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Typ	Max	Min	Max				
Maximum clock frequency	f _{max}	130	180	—	110	—	MHz	C _L = 15 pF		
		90	140	—	75	—		C _L = 50 pF		
Propagation delay time	t _{PLH}	—	5.0	7.7	1.0	9.0	ns	C _L = 15 pF	PRE/CLR	Q or Q̄
	t _{PHL}	—	5.6	7.3	1.0	8.5			CLK	
		—	6.6	9.7	1.0	11.0		C _L = 50 pF	PRE/CLR	Q or Q̄
		—	7.2	9.3	1.0	10.5			CLK	
Setup time	t _{su}	5.0	—	—	5.0	—	ns		D	
		3.0	—	—	3.0	—			PRE or CLR inactive	
Hold time	t _h	0.5	—	—	0.5	—	ns			
Pulse width	t _w	5.0	—	—	5.0	—	ns		PRE or CLR "L"	
		5.0	—	—	5.0	—			CLK "H" or "L"	


Operating Characteristics

Item	Symbol	V _{CC} (V)	T _a = 25°C			Unit	Test Conditions
			Min	Typ	Max		
Power dissipation capacitance	C _{PD}	3.3	—	13.0	—	pF	f = 10 MHz
		5.0	—	14.0	—		


Test Circuit



• Waveform – 1






• Waveform – 2




- Notes: 1. Input waveform : PRR \leq 1 MHz, $Z_o = 50 \Omega$, $t_r \leq 3$ ns, $t_f \leq 3$ ns.
 2. The output are measured one at a time with one transition per measurement.

Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-VSSOP8-2.3x2-0.50	PVSP0008KA-A	TTP-8DB/TTP-8DBV	0.010g



Terminal cross section



Detail F

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	1.8	2.0	2.2
E	2.2	2.3	2.4
A ₂	0.6	0.7	0.8
A ₁	0	—	0.1
A	—	—	—
b _p	0.15	0.22	0.3
b ₁	—	0.20	—
c	0.08	0.13	0.23
c ₁	—	0.11	—
θ	—	—	—
H _E	2.8	3.1	3.4
Ⓜ	—	(0.5)	—
x	—	—	—
y	—	—	—
Z	—	—	—
L	—	—	—
L ₁	—	(0.4)	—

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
-



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510