



mos integrated circuit μ PD431000A

1M-BIT CMOS STATIC RAM 128K-WORD BY 8-BIT

Description

The µPD431000A is a high speed, low power, and 1,048,576 bits (131,072 words by 8 bits) CMOS static RAM.

The μ PD431000A has two chip enable pins (/CE1, CE2) to extend the capacity. And battery backup is available. In addition to this, A and B versions are low voltage operations.

The μ PD431000A is packed in 32-pin PLASTIC DIP, 32-pin PLASTIC SOP and 32-pin PLASTIC TSOP (I) (8 × 13.4 mm) and (8 × 20 mm).

Features

- 131,072 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150 ns (MAX.)
- Low voltage operation (A version: Vcc = 3.0 to 5.5 V, B version: Vcc = 2.7 to 5.5 V)
- Operating ambient temperature: $T_A = 0$ to 70 °C
- Low Vcc data retention: 2.0 V (MIN.)
- Output Enable input for easy application
- Two Chip Enable inputs: /CE1, CE2

Part number	Access time	Operating supply	Operating ambient	Supply current		ent
	ns (MAX.)	voltage V	temperature °C	At operating mA (MAX.)	At standby μΑ (MAX.)	At data retention μ A (MAX.) ^{Note1}
μPD431000A-xxL	70, 85	4.5 to 5.5	0 to 70	70	100	15
μPD431000A-xxLL					20	3
μPD431000A-Axx	70 ^{Note2} , 100	3.0 to 5.5		35 ^{Note3}	13 ^{Note5}	
μPD431000A-Bxx	70 ^{Note2} , 100, 120, 150	2.7 to 5.5		30 Note4	11 Note6	

Notes 1. $T_A \le 40 \ ^{\circ}C$

- **2.** Vcc = 4.5 to 5.5 V
- **3.** 70 mA (Vcc > 3.6 V)
- **4.** 70 mA (Vcc > 3.3 V)
- **5.** 20 μA (Vcc > 3.6 V)
- 6. 20 μA (Vcc > 3.3 V)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

The mark ★ shows major revised points.

Ordering Information

Part number	Package	Access time	Operating supply	Operating ambient	Remark
		ns (MAX.)	voltage	temperature	
			v	°C	
μPD431000ACZ-70L	32-pin PLASTIC DIP	70	4.5 to 5.5	0 to 70	L versior
μPD431000ACZ-85L	(15.24mm (600))	85			
μPD431000ACZ-70LL		70			LL versio
μPD431000ACZ-85LL		85			
μPD431000AGW-70L	32-pin PLASTIC SOP	70	4.5 to 5.5		L versior
μPD431000AGW-85L	(13.34 mm (525))	85			
μPD431000AGW-70LL		70			LL versio
μPD431000AGW-85LL		85			
μPD431000AGW-A10		100	3.0 to 5.5		A versio
μPD431000AGW-B12		120	2.7 to 5.5		B versio
μPD431000AGW-B15		150			
μPD431000AGZ-85L-KJH	32-pin PLASTIC TSOP(I)	85	4.5 to 5.5		L versior
μ PD431000AGZ-70LL-KJH	(8x20) (Normal bent)	70			LL versio
μ PD431000AGZ-85LL-KJH		85			
μPD431000AGZ-B10-KJH		100	2.7 to 5.5		B versior
μPD431000AGZ-B15-KJH		150			
μPD431000AGZ-70LL-KKH	32-pin PLASTIC TSOP(I)	70	4.5 to 5.5		LL versio
μPD431000AGZ-B15-KKH	(8x20) (Reverse bent)	150	2.7 to 5.5		B versior
μPD431000AGU-B10-9JH	32-pin PLASTIC TSOP(I)	100	2.7 to 5.5		B versior
μPD431000AGU-B12-9JH	(8x13.4) (Normal bent)	120			
μPD431000AGU-B15-9JH		150			
μPD431000AGU-B10-9KH	32-pin PLASTIC TSOP(I)	100]		
	(8x13.4) (Reverse bent)				

Pin Configurations (Marking Side)

/xxx indicates active low signal.

	[μPD431000ACZ-xx	LL]	
NC O	1	32	
A16 ○	2	31	≺ ──○ A15
A14 ○	3	30	←──────── CE2
A12 ○	4	29	
A7 ○>	5	28	←───────────────────────
A6 ○>	6	27	← ⊖ A8
A5 O►	7	26	≺ ───○ A9
A4 ⊖	8	25	◄⊖ A11
A3 ⊖	9	24	 ⊖ /OE
A2 ⊖	10	23	←──────────────────────── A10
A1 ⊖	11	22	←) /CE1
A0 ⊖	12	21	←→ ○ I/O8
I/01 ⊖ ∢ →	13	20	←→ ○ I/07
I/O2 ⊖ < →	14	19	 ⊖ I/O6
I/O3 ⊖ < →	15	18	←→ ○ I/O5
	16	17	 ○ I/O4

32-pin PLASTIC DIP (15.24 mm (600)) [μPD431000ACZ-xxL]

: Address inputs
: Data inputs / outputs
: Chip Enable 1, 2
: Write Enable
: Output Enable
: Power supply
: Ground
: No connection

Remark Refer to Package Drawings for the 1-pin index mark.

Data Sheet M11657EJBV0DS

32-pin PLASTIC SOP (13.34 mm (525))

[μPD431000AGW-xxL] [μPD431000AGW-xxLL] [μPD431000AGW-Axx] [μPD431000AGW-Bxx]

NC O	1	32	
A16 ○	2	31	- →○ A15
A14 ○	3	30	
A12 ○	4	29	
A7 O►	5	28	←─────────────────────────
A6 ○	6	27	
A5 ○	7	26	←──── A9
A4 ⊖	8	25	 ⊖ A11
A3 ()→→	9	24	
A2 ⊖	10	23	←─────────────────────── A10
A1 ()→	11	22	
A0 ⊖	12	21	←→O I/O8
I/01 ⊖ ∢ →	13	20	←→○ I/07
I/O2 ⊖>	14	19	←→ ○ I/O6
I/O3 ○←→	15	18	←→○ I/O5
GND O	16	17	←→○ I/O4
			1

A0 - A16	: Address inputs
I/O1 - I/O8	: Data inputs / outputs
/CE1, CE2	: Chip Enable 1, 2
/WE	: Write Enable
/OE	: Output Enable
Vcc	: Power supply
GND	: Ground
NC	: No connection

Remark Refer to **Package Drawings** for the 1-pin index mark.

NEC



32-pin PLASTIC TSOP(I) (8x20) (Reverse bent) [μPD431000AGZ-xxLL-KKH] [μPD431000AGZ-Bxx-KKH]

			1
/OE ○	32	1	←────────────────────────
A10 ()→	31	2	→ → ○ A9
/CE1 ○>	30	3	<○ A8
I/O8 ○◄━━>	29	4	<○ A13
I/07 ⊖ >	28	5	
I/O6 ⊖ >	27	6	<
I/O5 ⊖ ≻	26	7	<──────────────────────────────
I/O4 ⊖ 	25	8	——————————————————————————————————————
	24	9	NC
I/O3 ⊖ < →	23	10	✓ ● A16
I/O2 ⊖ >	22	11	←─────────────────────────────
I/O1 ⊖ ∢ →	21	12	✓ A12
A0 O≻	20	13	<○ A7
A1 O	19	14	<o a6<="" td=""></o>
A2 ()►	18	15	<⊖ A5
A3 ()	17	16	<⊖ A4

A0 - A16	:	Address inputs
I/O1 - I/O8	:	Data inputs / outputs
/CE1, CE2	:	Chip Enable 1, 2
/WE	:	Write Enable
/OE	:	Output Enable
Vcc	:	Power supply
GND	:	Ground
NC	:	No connection

Remark Refer to **Package Drawings** for the 1-pin index mark.

Data Sheet M11657EJBV0DS

*

32-pin PLASTIC TSOP(I) (8x13.4) (Normal bent) [μPD431000AGU-Bxx-9JH]

		1
A11 O►	1 32	<○ /OE
A9 ○>	2 31	<○ A10
A8 O	3 30	✓ /CE1
A13 O>	4 29	←→ ○ I/O8
/WE O>	5 28	←→ ○ I/07
CE2 ○>	6 27	 ○ I/O6
A15 O≻	7 26	←→ ○ I/O5
Vcc ()	8 25	≻ ⊖ I/O4
NC O	9 24	
A16 O>	10 23	≺> ○ I/O3
A14 O>	11 22	←→ ○ I/O2
A12 O→	12 21	→ ⊖ I/O1
A7 O≻	13 20	≺ ——○ A0
A6 O►	14 19	← ⊖ A1
A5 O≻	15 18	≺ ─────────────────────── A2
A4 O►	16 17	≺ —⊖ A3

32-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent) [µPD431000AGU-Bxx-9KH]

		7
/OE ○>	32 1	←────────── A11
A10 ○>	31 2	≺ −−○ A9
/CE1 ()>	30 3	A8
I/O8 ○ < →	29 4	<○ A13
I/07 ⊖ ≻	28 5	<○ /WE
I/O6 ⊖ >	27 6	
I/O5 ⊖ < →	26 7	<○ A15
I/O4 ⊖ < →	25 8	Vcc
GND O	24 9	O NC
I/O3 ⊖ < →	23 10	→ ○ A16
I/O2 ◯ >	22 11	<○ A14
I/O1 ⊖>	21 12	→ ○ A12
A0 ()►	20 13	≺ —⊖ A7
A1 O►	19 14	≺ —⊖ A6
A2 ()►	18 15	≺ —⊖ A5
A3 ()	17 16	<○ A4
		J


A0 - A16	: Address inputs
I/O1 - I/O8	: Data inputs / outputs
/CE1, CE2	: Chip Enable 1, 2
/WE	: Write Enable
/OE	: Output Enable
Vcc	: Power supply
GND	: Ground
NC	: No connection

Remark Refer to Package Drawings for the 1-pin index mark.

Data Sheet M11657EJBV0DS

NEC

Block Diagram



Truth Table

/CE1	CE2	/OE	/WE	Mode	I/O	Supply current
Н	×	×	×	Not selected	High impedance	lsв
×	L	×	×			
L	Н	н	н	Output disable		ICCA
L	Н	L	н	Read	Dout	
L	Н	×	L	Write	Din	

Remark $\times : V_{IH} \text{ or } V_{IL}$

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 ^{Note} to +7.0	V
Input / Output voltage	Vτ		–0.5 ^{Note} to Vcc + 0.5	V
Operating ambient temperature	TA		0 to 70	°C
Storage temperature	Tstg		–55 to +125	°C

Note -3.0 V (MIN.) (Pulse width: 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	μPD431000A-xxL		μPD431000A-Axx		μPD431000A-Bxx		Unit
			μPD4310	μPD431000A-xxLL					
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		4.5	5.5	3.0	5.5	2.7	5.5	V
High level input voltage	VIH		2.2	Vcc+0.5	2.2	Vcc+0.5	2.2	Vcc+0.5	V
Low level input voltage	VIL		-0.3 Note	+0.8	-0.3 Note	+0.5	-0.3 Note	+0.5	V
Operating ambient temperature	TA		0	70	0	70	0	70	°C

Note -3.0 V (MIN.) (Pulse width: 30 ns)

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	$V_{IN} = 0 V$			6	pF
Input / Output capacitance	Cı/o	V1/0 = 0 V			10	pF

Remarks 1. VIN : Input voltage

VI/o : Input / Output voltage

2. These parameters are not 100% tested.

Parameter	Symbol	Test condit	ion	μPD4	431000/	A-xxL	μPD4	31000A	-xxLL	μPD4	31000	A-Axx	Unit
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage	lu	$V_{IN} = 0 V$ to V_{CC}		-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μA
current													
I/O leakage	Ilo	$V_{I/O}$ = 0 V to Vcc,		-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μA
current		/CE1 = VIH or CE2 = V	V IL										
		or /WE = VIL or /OE =	VIH										
Operating	ICCA1	/CE1 = VIL, CE2 = VI⊦	۱,		40	70		40	70		40	70	mA
supply current		I _{1/0} = 0 mA											
		Minimum cycle time	$V_{\text{CC}} \leq 3.6 \text{ V}$			-			_			35	
	ICCA2	/CE1 = VIL, CE2 = VI⊦	H, II/O = 0 mA,			15			15			15	
		Cycle time = ∞	$Vcc \le 3.6 V$			-			-			8	
	Іссаз	/CE1 \leq 0.2 V, CE2 \geq	Vcc – 0.2 V,			10			10			10	
		Cycle time = 1 μ s, luc	o = 0 mA,										
		$V_{\text{IL}} \leq 0.2 \text{ V}, \text{ V}_{\text{IH}} \geq V_{\text{CC}}$	– 0.2 V										
			$V_{\text{CC}} \leq 3.6 \text{ V}$			-			_			8	
Standby	lsв	/CE1 = VIH or CE2 = V	VIL			3			3			3	mA
supply current			$V_{\text{CC}} \leq 3.6 \text{ V}$			-			-			2	
	ISB1	$/CE1 \ge Vcc - 0.2 V$,			2	100		1	20		1	20	μA
		$CE2 \geq V \text{cc} - 0.2 \text{ V}$	$V_{\text{CC}} \leq 3.6 \text{ V}$			-			_		0.5	13	
	ISB2	$CE2 \leq 0.2 \ V$			2	100		1	20		1	20	
			$V_{CC} \le 3.6 \text{ V}$		_	-		_	-		0.5	13	
High level	Voh1	Іон = −1.0 mA, Vcc ≥	4.5 V	2.4			2.4			2.4			V
output voltage		Іон = –0.5 mA		_			-			2.4			
	Voh2	Iон = -0.02 mA		_			-			Vcc-0.1			
Low level	Vol1	lo∟ = 2.1 mA, Vcc ≥ 4	.5 V			0.4			0.4			0.4	V
output voltage		lo∟ = 1.0 mA				-			-			0.4	
	Vol2	lo∟ = 0.02 mA				_			_			0.1	

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Remarks 1. VIN : Input voltage

Vi/o : Input / Output voltage

2. These DC characteristics are in common regardless product classification.

Parameter	Symbol	Test condition		,,,	PD431000A	-Byy	Unit
i arameter	Symbol						Onit
				MIN.	TYP.	MAX.	
Input leakage current	lu	V _{IN} = 0 V to V _{CC}		-1.0		+1.0	μA
I/O leakage current	Ilo	$V_{I/O} = 0 V$ to V_{CC} , $/CE1 = V_{IH}$ or $CE2 = V_{IH}$	/IL	-1.0		+1.0	μA
		or /WE = VIL or /OE = VIH					
Operating supply current	ICCA1	/CE1 = VIL, CE2 = VIH, II/O = 0 mA	/CE1 = VIL, CE2 = VIH, II/O = 0 mA		40	70	mA
		Minimum cycle time	$V_{CC} \le 3.3 \text{ V}$			30	
	ICCA2	/CE1 = VIL, CE2 = VIH, II/0 = 0 mA,	_			15	
		Cycle time = ∞	$V_{CC} \le 3.3 \text{ V}$			7	
	Іссаз	/CE1 \leq 0.2 V, CE2 \geq Vcc $-$ 0.2 V,				10	
		Cycle time = 1 μ s, I $_{WO}$ = 0 mA,					
		$V_{\text{IL}} \leq 0.2 \text{ V}, \text{ V}_{\text{IH}} \geq V_{\text{CC}} - 0.2 \text{ V}$	$V_{CC} \le 3.3 \text{ V}$			7	
Standby supply current	lsв	/CE1 = V⊮ or CE2 = V⊩	·			3	mA
			$V_{CC} \le 3.3 \text{ V}$			2	
	ISB1	/CE1 \geq Vcc $-$ 0.2 V, CE2 \geq Vcc $-$ 0.2 V			1	20	μA
			$V_{CC} \le 3.3 \text{ V}$		0.5	11	
	ISB2	CE2 ≤ 0.2 V			1	20	
			$V_{CC} \le 3.3 \text{ V}$		0.5	11	
High level output voltage	V _{OH1}	Іон = −1.0 mA, Vcc ≥ 4.5 V	·	2.4			V
		Іон = –0.5 mA		2.4			
	Vон2	Iон = -0.02 mA		Vcc-0.1			
Low level output voltage	Vol1	I_{OL} = 2.1 mA, $V_{CC} \ge 4.5 V$				0.4	V
		IoL = 1.0 mA			0.4		
	Vol2	IoL = 0.02 mA				0.1	

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Remarks 1. VIN : Input voltage

VI/O : Input / Output voltage

2. These DC characteristics are in common regardless product classification.


AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions

NEC


[μPD431000A-70L, μPD431000A-85L, μPD431000A-70LL, μPD431000A-85LL]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Load


AC characteristics should be measured with the following output load conditions.



Remark CL includes capacitance of the probe and jig, and stray capacitance.

μPD431000A-A10, μPD431000A-B10, μPD431000A-B12, μPD431000A-B15]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Load

AC characteristics should be measured with the following output load conditions.

Part number	Output load condition					
	taa, tco1, tco2, toe, toh	tlz1, tlz2, tolz, thz1, thz2, tohz, twhz, tow				
μPD431000A-A10, μPD431000A-B10, μPD431000A-B12	1TTL + 50 pF	1TTL + 5 pF				
μPD431000A-B15	1TTL + 100 pF	1TTL + 5 pF				

Read Cycle (1/2)

Parameter	Symbol		Vcc≥	4.5 V		Vcc ≥	3.0 V	Unit	Condition
		μPD431	μPD431000A-70		μPD431000A-85		00A-A10		
		μPD4310	000A-Axx						
		μPD4310	000A-Bxx						
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	70		85		100		ns	
Address access time	taa		70		85		100	ns	Note
/CE1 access time	tco1		70		85		100	ns	
CE2 access time	tco2		70		85		100	ns	
/OE to output valid	toe		35		45		50	ns	
Output hold from address change	tон	10		10		10		ns	
/CE1 to output in low impedance	tLZ1	10		10		10		ns	
CE2 to output in low impedance	tLZ2	10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/CE1 to output in high impedance	tHZ1		25		30		35	ns	
CE2 to output in high impedance	tHZ2		25		30		35	ns	
/OE to output in high impedance	tонz		25		30		35	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.


★ Read Cycle (2/2)

Parameter	Symbol			Vcc ≥	2.7 V			Unit	Condition
		μPD4310	000A-B10	μPD431000A-B12		μPD431000A-B15			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	tRC	100		120		150		ns	
Address access time	taa		100		120		150	ns	Note
/CE1 access time	tco1		100		120		150	ns	
CE2 access time	tco2		100		120		150	ns	
/OE to output valid	toe		50		60		70	ns	
Output hold from address change	tон	10		10		10		ns	
/CE1 to output in low impedance	t LZ1	10		10		10		ns	
CE2 to output in low impedance	tLZ2	10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/CE1 to output in high impedance	t HZ1		35		40		50	ns	
CE2 to output in high impedance	tHZ2		35		40		50	ns	
/OE to output in high impedance	tонz		35		40		50	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

Read Cycle Timing Chart



Remark In read cycle, /WE should be fixed to high level.

Write Cycle (1/2)

Parameter	Symbol		Vcc≥	4.5 V		Vcc ≥	3.0 V	Unit	Condition
、		μPD431	μPD431000A-70		μPD431000A-85		000A-A10		
		μPD4310	000A-Axx						
		μPD4310	000A-Bxx						
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	t wc	70		85		100		ns	
/CE1 to end of write	tcw1	55		70		80		ns	
CE2 to end of write	tcw2	55		70		80		ns	
Address valid to end of write	taw	55		70		80		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	tw₽	50		60		60		ns	
Write recovery time	twr	5		5		0		ns	
Data valid to end of write	tow	35		35		60		ns	
Data hold time	tон	0		0		0		ns	
/WE to output in high impedance	twнz		25		30		35	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note See the output load.

Remark These AC characteristics are in common regardless package types.


★ Write Cycle (2/2)

Parameter	Symbol			Vcc≥	2.7 V			Unit	Condition
		μPD4310	ιPD431000A-B10 μF		μPD431000A-B12		000A-B15		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	100		120		150		ns	
/CE1 to end of write	tcw1	80		100		120		ns	
CE2 to end of write	tcw2	80		100		120		ns	
Address valid to end of write	taw	80		100		120		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	twp	60		85		100		ns	
Write recovery time	twr	0		0		0		ns	
Data valid to end of write	tow	60		60		80		ns	
Data hold time	tон	0		0		0		ns	
/WE to output in high impedance	twнz		35		40		50	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

Write Cycle Timing Chart 1 (/WE Controlled)




Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.2. Do not input data to the I/O pins while they are in the output state.

Remarks 1. Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.

- If /CE1 changes to low level at the same time or after the change of /WE to low level, or if CE2 changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.
- 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.

Write Cycle Timing Chart 2 (/CE1 Controlled)


NEC



Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.

Write Cycle Timing Chart 3 (CE2 Controlled)



Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE and a high level CE2.

Parameter	Symbol	Test Condition	μPD	431000A	-xxL	μPD	431000A-	xxLL	Unit
						μPD	431000A	-Axx	
					÷	μPD	431000A	-Bxx	
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data retention	VCCDR1	$/CE1 \ge Vcc - 0.2 V$,	2.0		5.5	2.0		5.5	V
supply voltage		$CE2 \geq V_{CC} - 0.2 \ V$							
	VCCDR2	$CE2 \le 0.2 V$	2.0		5.5	2.0		5.5	
Data retention	ICCDR1	V_{CC} = 3.0 V, /CE1 \ge V _{CC} – 0.2 V,		1	50 Note1		0.5	10 Note2	μA
supply current		$CE2 \geq V_{CC} - 0.2 \ V$							
	ICCDR2	V_{CC} = 3.0 V, CE2 \leq 0.2 V		1	50 Note1		0.5	10 Note2	
Chip deselection	t CDR		0			0			ns
to data retention									
mode									
Operation	tR		5			5			ms
recovery time									


Low Vcc Data Retention Characteristics (TA = 0 to 70 °C)

Notes 1. 15 μ A (T_A ≤ 40 °C)

2. 3 μA (T_A ≤ 40 °C)

Data Retention Timing Chart


(1) /CE1 Controlled



Note A version : 3.0 V, B version : 2.7 V

RemarkOn the data retention mode by controlling /CE1, the input level of CE2 must be $CE2 \ge Vcc - 0.2$ V or CE2 ≤ 0.2 V. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.

(2) CE2 Controlled




Note A version : 3.0 V, B version : 2.7 V

Remark On the data retention mode by controlling CE2, the other pins (/CE1, Address, I/O, /WE, /OE) can be in high impedance state.

Package Drawings

32-PIN PLASTIC DIP (15.24mm(600))




- 1. Each lead centerline is located within 0.25 mm of its true position (T.P.) at maximum material condition.
- 2. Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS
A	40.64 MAX.
В	1.27 MAX.
С	2.54 (T.P.)
D	0.50±0.10
F	1.1 MIN.
G	3.2±0.3
Н	0.51 MIN.
I	4.31 MAX.
J	5.08 MAX.
K	15.24 (T.P.)
L	13.2
М	$0.25^{+0.10}_{-0.05}$
N	0.25
Р	0.9 MIN.
R	0 - 15°
	D000 400 000 4 0


P32C-100-600A-2

32-PIN PLASTIC SOP (13.34 mm (525))



detail of lead end






NOTE

Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS			
A	20.61 MAX.			
В	0.78 MAX.			
С	1.27 (T.P.)			
D	$0.40\substack{+0.10\\-0.05}$			
E	0.15±0.05			
F	2.95 MAX.			
G	2.7			
Н	14.1±0.3			
I	11.3			
J	1.4±0.2			
к	$0.20^{+0.10}_{-0.05}$			
L	0.8±0.2			
М	0.12			
N	0.10			
Р	3° ^{+7°} -3°			

P32GW-50-525A-1


32-PIN PLASTIC TSOP(I) (8x20)



- 1. Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX.)

ITEM	MILLIMETERS	
Α	8.0±0.1	
В	0.45 MAX.	
С	0.5 (T.P.)	
D	0.22±0.05	
E	0.1±0.05	
F	1.2 MAX.	
G	0.97±0.08	
1	18.4±0.1	
J	0.8±0.2	
К	0.145±0.05	
L	0.5	
М	0.10	
N	0.10	
Р	20.0±0.2	
Q	3°+5° -3°	
R	0.25	
S	0.60±0.15	
	S32GZ-50-KJH1-2	


32-PIN PLASTIC TSOP(I) (8x20)





- 1. Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX.)


ITEM	MILLIMETERS	
А	8.0±0.1	
В	0.45 MAX.	
С	0.5 (T.P.)	
D	0.22±0.05	
Е	0.1±0.05	
F	1.2 MAX.	
G	0.97±0.08	
I	18.4±0.1	
J	0.8±0.2	
к	0.145±0.05	
L	0.5	
М	0.10	
Ν	0.10	
Р	20.0±0.2	
Q	3° ^{+5°} -3°	
R	0.25	
S	0.60±0.15	
	S32GZ-50-KKH1-2	

32-PIN PLASTIC TSOP(I) (8x13.4)











- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX.)


ITEM	MILLIMETERS	
A	8.0±0.1	
В	0.45 MAX.	
С	0.5 (T.P.)	
D	0.22±0.05	
G	1.0±0.05	
Н	12.4±0.2	
I	11.8±0.1	
J	0.8±0.2	
к	$0.145\substack{+0.025\\-0.015}$	
L	0.5	
М	0.08	
Ν	0.08	
Р	13.4±0.2	
Q	0.1±0.05	
R	$3^{\circ + 5^{\circ}}_{-3^{\circ}}$	
S	1.2 MAX.	
т	0.25	
U	0.6±0.15	
	P32GU-50-9JH-2	


* 32-PIN PLASTIC TSOP(I) (8x13.4)



detail of lead end







- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX.)

ITEM	MILLIMETERS	
A	8.0±0.1	
В	0.45 MAX.	
С	0.5 (T.P.)	
D	0.22±0.05	
G	1.0±0.05	
Н	12.4±0.2	
I	11.8±0.1	
J	0.8±0.2	
к	$0.145\substack{+0.025\\-0.015}$	
L	0.5	
М	0.08	
Ν	0.08	
Р	13.4±0.2	
Q	0.1±0.05	
R	$3^{\circ}^{+5}_{-3^{\circ}}$	
S	1.2 MAX.	
Т	0.25	
U	0.6±0.15	
	P32GU-50-9KH-2	



Recommended Soldering Conditions

The following conditions must be met when soldering conditions of the μ PD431000A.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Types of Surface Mount Device

μPD431000AGW-xxL	: 32-pin PLASTIC SOP (13.34 mm (525))
μ PD431000AGW-xxLL	: 32-pin PLASTIC SOP (13.34 mm (525))
μ PD431000AGW-Axx	: 32-pin PLASTIC SOP (13.34 mm (525))
μ PD431000AGW-Bxx	: 32-pin PLASTIC SOP (13.34 mm (525))
μPD431000AGZ-xxL-KJH	: 32-pin PLASTIC TSOP(I) (8x20) (Normal bent)
μPD431000AGZ-xxLL-KJH	: 32-pin PLASTIC TSOP(I) (8x20) (Normal bent)
μPD431000AGZ-xxLL-KKH	I : 32-pin PLASTIC TSOP(I) (8x20) (Reverse bent)
μPD431000AGZ-Bxx-KJH	: 32-pin PLASTIC TSOP(I) (8x20) (Normal bent)
μPD431000AGZ-Bxx-KKH	: 32-pin PLASTIC TSOP(I) (8x20) (Reverse bent)
μPD431000AGU-Bxx-9JH	: 32-pin PLASTIC TSOP(I) (8x13.4) (Normal bent)
μPD431000AGU-Bxx-9KH	: 32-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent)

Please consult with our sales offices.

*

Types of Through Hole Mount Device

μPD431000ACZ-xxL: 32-pin PLASTIC DIP (15.24 mm (600)) μPD431000ACZ-xxLL: 32-pin PLASTIC DIP (15.24 mm (600))

Soldering process	Soldering conditions	
Wave soldering (Only to leads)	Solder temperature: 260 °C or below, Flow time: 10 seconds or below	
Partial heating method	Pin temperature : 300 °C or below, Time: 3 seconds or below (Per one lead)	

Caution Do not jet molten solder on the surface of package.

Revision History

Edition/	Page		Type of	Location	Description
Date	This edition	Previous edition	revision		(Previous edition -> This edition)
11th edition/	Throughout	Throughout	Addition	Part number	μΡD431000AGZ-B10-KJH
April 2002					μΡD431000AGU-B10-9JH
					μΡD431000AGU-B10-9KH
	p. 2, 6, 25, 26	p. 2, 6, 25	Addition	Package	32-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent)

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of April, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
- "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4